

Course code: EE305


Course Name: Power

Electronics


PART – A

1.

- With forward voltage across the anode and cathode of a thyristor, the two outer junctions are forward biased but the inner junction is reverse biased.
- This reverse biased junction acts as a capacitor, with the entire anode to cathode voltage across it.
- Sudden rate of change of voltage, will lead to large charging current.
- This may damage the thyristor.
- Also this current plays the role of gate current and turns ON SCR, even though there is no gate signal (false triggering).
- Thus, rate of rise of forward voltage should be kept in specified limit.
- This can be achieved by connecting a capacitor in parallel with the thyristor.
- In a capacitor, voltage cannot be changed instantaneously.
- To limit the current during the discharging of the capacitor, a resistor is also connected in series.



2.



Main features:



- If power circuit has more than one SCR firing circuit should produce gating pulse for each SCR at desired instant
- Firing circuit must contain a driver circuit

3.

- Circulating current is the current which is circulating through the converters.
- This current will not flow through the load.
- Circulating current will be present in the circuit, when both the converters are operating simultaneously.


Non-circulating current mode

- In this mode of operation, only one converter is in operation at a time and it alone carries the entire load current.
- Only this converter receives the firing pulses from the trigger circuit.
- The other converter is blocked from conduction; this is achieved by removing the firing pulses from this converter.
- Thus only one converter is in operation and other converter is idle, there will not be any circulating current.
- Hence this mode is called, non-circulating current mode.
- Circulating current mode
- In this mode of operation, both the converters are operating simultaneously.
- The firing pulses of the two converters are adjusted in such a way that $\alpha_1 + \alpha_2 = 180^\circ$.
- By this way, average value of output voltage of both the converters can be made equal and thus possibility of DC circulating current can be avoided.
- Even though the average output voltages are equal, instantaneous values of output voltages of the two converters should not be equal.
- Thus, there will be ac circulating current.
- The amount of this circulating current can be limited by inserting a reactor in-between the converters 1 and 2.



4.


1-Phase half-bridge Inverter with RL-load



Due to the presence of inductance, load current can not be reversed instantaneously. Thus switch S_2 should not be turned ON, at the same instant when S_1 is turned OFF.


Working

* When S_1 is ON




$$V_o = \frac{V_s}{2}, \quad i_o \text{ is +ve.}$$


load current increases from zero and reaches a maximum value.



* When S_1 is turned off, load current should not be reversed instantaneously. Thus diode current continue to flow in the same direction through D_2 . Thus $V_o = -V_s/2$ and thus i_o decreases.




* When i_o decreases and reaches zero, Switch ' S_2 ' is turned ON. Thus load current starts to increase in the opposite direction.



$$V_o = -\frac{V_s}{2}$$

i_o is negative.

* When S_2 is turned off, load current continues to flow through the diode D_1 . Thus load current decreases and reaches zero.




$$V_o = \frac{V_s}{2}$$

i_o is negative.


5.

In this modulation, there are multiple number of pulses per half cycle and width of the pulses varies as a function of sine.


The gate signals are generated by comparing a sinusoidal reference signal (V_r) with a triangular carrier wave (V_c).



6.




7.



When switch S is ON, inductor L stores energy from the source through the switch. Thus inductor current increases from i_1 to i_2 .

Thus, $V_L = V_s$



When switch S is turned OFF, inductor L releases its stored energy to the load through the diode. Thus inductor current decreases from i_2 to i_1 .

Thus, $V_L = V_s - V_o$


Average Output voltage

At steady state, average energy stored in an inductor will be equal to the energy released by it.

Or we can say that for an inductor sum of energy stored and released over a period will be zero.

Energy = voltage $\times$ average current $\times$ time

$$\text{Average value of current} = \frac{i_1 \times T + \frac{1}{2} T \times (i_2 - i_1)}{T} = i_1 + \frac{i_2}{2} - \frac{i_1}{2} = \frac{i_1}{2} + \frac{i_2}{2} = \frac{(i_1 + i_2)}{2}$$



$$\text{Energy stored} = V_s \times \frac{(i_1 + i_2)}{2} \times T_{on}$$

$$\text{Energy released} = (V_s - V_o) \times \frac{(i_1 + i_2)}{2} \times T_{off}$$

Applying volt-second balance,

$$V_s \times \frac{(i_1 + i_2)}{2} \times T_{on} + (V_s - V_o) \times \frac{(i_1 + i_2)}{2} \times T_{off} = 0$$

$$V_s \times T_{on} + (V_s - V_o) \times T_{off} = 0$$

$$V_s T_{on} + V_s T_{off} - V_o T_{off} = 0$$

$$V_s (T_{on} + T_{off}) - V_o T_{off} = 0$$

$$V_o = V_s \frac{(T_{on} + T_{off})}{T_{off}} = V_s \left(\frac{T_{on}}{T_{off}} + 1 \right)$$

$$V_o = V_s \left(\frac{T_{on}}{T - T_{on}} + 1 \right)$$

$$V_o = V_s \left(\frac{1}{\frac{T - T_{on}}{T_{on}}} + 1 \right) = V_s \left(\frac{1}{\frac{T}{T_{on}} - 1} + 1 \right)$$

$$V_o = V_s \left(\frac{1}{\frac{1}{D} - 1} + 1 \right) = V_s \left(\frac{D}{1 - D} + 1 \right)$$

$$V_o = V_s \left(\frac{D + 1 - D}{1 - D} \right) = \frac{V_s}{1 - D}$$

8.

$$V_{in} = 15V$$

$$V_o = 5V$$

$$R = 1k\Omega$$

$$\Delta V_o = 15mV = 0.015V$$

$$f = 30kHz$$

$$\Delta i_L = 0.5A$$

a.) $V_o = DV_{in}$

$$\text{duty cycle, } D = \frac{V_o}{V_{in}} = \frac{5}{15} = \frac{1}{3}$$

$$= \underline{\underline{0.333}}$$

b.) Filter inductance, $L = \frac{V_o(1-D)}{f\Delta i_L}$

$$= \frac{5(1-\frac{1}{3})}{30 \times 10^3 \times 0.5}$$

$$= \underline{\underline{0.22mH}}$$

c.) Filter capacitance, $C = \frac{V_o(1-D)}{8f^2 L \Delta V_o}$


$$= \frac{5(1-\frac{1}{3})}{8 \times (30 \times 10^3)^2 \times 0.22 \times 10^{-3} \times 0.015}$$

$$= \underline{\underline{138.89\mu F}}$$

PART - B

9.

a)



- I_c is collector current, I_E is emitter current, I_{CBO} is forward leakage current, α is common base forward current gain and relationship between I_c and I_E is $I_c = \alpha I_E + I_{CBO}$
- For transistor Q1, $I_{c1} = \alpha_1 I_a + I_{CBO1}$
- For transistor Q2, $I_{c2} = \alpha_2 I_k + I_{CBO2}$
- By applying KCL $I_a = I_{c1} + I_{c2}$

$$\begin{aligned}
I_a &= \alpha_1 I_a + I_{CBO1} + \alpha_2 I_k + I_{CBO2} \\
I_a &= \alpha_1 I_a + I_{CBO1} + \alpha_2 (I_{B2} + I_{C2}) + I_{CBO2} \\
I_a &= \alpha_1 I_a + I_{CBO1} + \alpha_2 (I_g + I_{C1} + I_{C2}) + I_{CBO2} \\
I_a &= \alpha_1 I_a + I_{CBO1} + \alpha_2 (I_g + I_a) + I_{CBO2} \\
I_a &= \frac{\alpha_2 I_g + I_{CBO1} + I_{CBO2}}{1 - (\alpha_1 + \alpha_2)}
\end{aligned}$$

- During forward blocking mode, only leakage current will flow through SCR and $I_g = 0$.
- Since anode current is small, α_1 and α_2 will be small
- Thus SCR remains in OFF state.
- When I_g is applied, I_a increases and thus α_1 and α_2 will increase.
- Again I_a increases.
- This cumulative process will turn on the SCR.

b)


★ POWER DIODES

Structure

Power diodes differ in structure from signal diodes.

A signal diode constitute a simple p-n junction.

But in power diode, it consists of heavily doped n+ substrate. on this substrate n- layer is epitaxially grown. Then a heavily doped p+ layer is diffused into n- layer to form the anode of power diode.



This shows that n- layer is the basic structural feature not found in signal diodes.

The function of n- layer is to absorb the depletion layer of the reverse biased p-n junction J_1 .


The breakdown voltage needed in a power diode, governs the thickness of n- layer; greater the breakdown voltage, more the n- layer thickness.

The drawback of n- layer is to add significant ohmic resistance to the diode when it is conducting a forward current. This leads to large

10.

a)


- When current required by the load is more than the rated current of a single SCR, two or more SCRs are connected in parallel.



- Current distribution can be made more uniform by the magnetic coupling of the parallel paths as shown.
- A is the mid-point of the reactor.
- If $I_1 = I_2$, Flux produced by 2 halves of the reactor cancel each other.
- If currents are not equal, the flux linkages induce emfs in L_1 and L_2 .
- Emf across L_1 opposes the flow of I_1 whereas that across L_2 aids the flow of I_2 .
- Thus minimize the unbalance of currents in the parallel paths

b)



- Limited range of firing angle control can be overcome by RC firing circuit.
- Firing angle can be controlled between 0 and 180.
- D1 is used to prevent negative voltage across gate-cathode junction.
- During the -ve half cycle, capacitor charges from the source through the diode D2, with lower plate positive.
- During the +ve half cycle, D2 discharges through R and value of R determines the discharging time.
- Once the capacitor voltage reaches zero, it will charge in the opposite direction, with upper plate positive.
- Whenever, the capacitor voltage equal to the required gate trigger voltage (V_{gt}), SCR turns ON



11.

- During the positive half cycle, SCR T_1 and T_2 will be in forward biased condition whereas T_3 and T_4 are reverse biased.

- Whenever, the firing pulses are given to T_1 and T_2 , they will turn ON and act as closed switches.
- Here, at $\omega t = \alpha$, firing signals are given to gate terminals of T_1 and T_2 . Thus SCRs turn ON and output voltage will be equal to input voltage.
- Since the load is RL, current can not be changed instantaneously and also it lags the voltage.
- Thus, current starts increasing from zero and reaches a maximum value at $\omega t = \pi$. That is, at $\omega t = \pi$, output voltage becomes equal to zero but current will not be zero.
- That is, current through SCRs will not be zero, thus SCRs continue in conduction with output voltage equal to input voltage.






- After $\omega t = \pi$, since the output voltage is negative, output current starts to decrease.
- If the value of inductor is considerably large, the time constant will be high and more time will be needed for charging and discharging of inductor.
- Thus, output current will not become zero up to $\omega t = \pi + \alpha$.
- But, at $\omega t = \pi + \alpha$, firing signals are given to gate terminals of T_3 and T_4 .
- Thus T_3 and T_4 turn ON and output current will continue through them.
- Since the current got separate path, T_1 and T_2 will get turned OFF.
- Since T_3 and T_4 are ON, output voltage will be equal to the magnitude of input voltage but opposite in polarity.
- Output current starts increasing and reaches a maximum value at $\omega t = 2\pi$.
- That is, at $\omega t = 2\pi$, output voltage becomes equal to zero but current will not be zero. Thus output voltage becomes negative after 2π .
- Thus output current starts decreasing and reaches a minimum value at $\omega t = 2\pi + \alpha$.
- At $\omega t = 2\pi + \alpha$, again firing signals are given to T_1 and T_2 , and the process continues.

b)

$$\begin{aligned}
 V_o &= \frac{\int_{\alpha}^{\pi+\alpha} (V_m \sin \omega t) d\omega t}{\pi} = \frac{V_m}{\pi} \int_{\alpha}^{\pi+\alpha} (\sin \omega t) d\omega t \\
 &= \frac{V_m}{\pi} [-\cos \omega t]_{\alpha}^{\pi+\alpha} = \frac{V_m}{\pi} [(-\cos(\pi + \alpha)) - (-\cos \alpha)] \\
 &= \frac{V_m}{\pi} [(\cos \alpha) - (-\cos \alpha)] = \frac{V_m}{\pi} (2 \cos \alpha)
 \end{aligned}$$



PART – C

12.



13.

a)



Quadrant – 1

Converter-1 operates with α_1 less than 90° .

Thus current and voltage will be positive.

Quadrant – 2

Converter-2 operates with α_2 greater than 90° .

Thus current will be negative and voltage will be positive.

Quadrant – 3

Converter-2 operates with α_2 less than 90° .





Thus current and voltage will be negative.

Quadrant – 4


Converter-1 operates with α_1 greater than 90° .

Thus current will be positive and voltage will be negative.

b)



14.



⇒ 120° Conduction Mode.

In this operating mode, each device conducts for a duration of 120°. Devices are triggered by a time delay of 60° in the order S_1, S_2, S_3, S_4, S_5 and S_6 . At any instant of time, 2 devices will be conducting.

From the switching waveforms, it is clear that,

0°-60° ⇒ S_6 and S_1 are ON

60°-120° ⇒ S_1 and S_2 are ON

120°-180° ⇒ S_2 and S_3 are ON


180°-240° ⇒ S_3 and S_4 are ON

240°-300° ⇒ S_4 and S_5 are ON


300°-360° ⇒ S_5 and S_6 are ON

and this sequence continues.


0°-60° (S_6 and S_1 ON)




60°-120° (S_1 and S_2 ON)




120°-180° (S_2 and S_3 ON)




180°-240° (S_3 and S_4 ON)




240°-300° (S_4 and S_5 ON)



300°-360° (S_5 and S_6 ON)





PART – D

15.

a)

The technique of changing the width of switching pulses given to the switching devices in the inverter to control the output voltage is called **Pulse Width Modulation (PWM) Technique**.

Amplitude Modulation Index: It is defined as the ratio of the amplitude of reference signal to the amplitude of carrier signal

$$\text{Amplitude Modulation Index} = \frac{A_r}{A_c}$$

Frequency Modulation Index: It is defined as the ratio of frequency of carrier signal to the frequency of reference signal.

$$\text{Frequency Modulation Index} = \frac{f_c}{f_r}$$

b)

$$V_{o,rms} = \frac{V_m}{\sqrt{2\pi}} \sqrt{(\pi - \alpha) + \frac{\sin 2\alpha}{2}}$$

$$\alpha = 90^\circ$$

$$V_{o,rms} = \frac{230 \times \sqrt{2}}{\sqrt{2\pi}} \sqrt{(\pi - \frac{\pi}{2}) + \frac{\sin 180}{2}}$$

$$= \frac{230\sqrt{2}}{\sqrt{2} \cdot \sqrt{\pi}} \sqrt{\frac{\pi}{2}}$$


$$= \frac{230}{\sqrt{2}} = \underline{\underline{162.635 \text{ V}}}$$

$$\text{Power factor} = \frac{\text{RMS output voltage}}{\text{Rms input voltage}}$$

$$= \frac{162.635}{230} = \underline{\underline{0.707}}$$

16.


a)



Here thyristor T is able to operate during positive as well as negative half cycles. During positive half cycle, D1, D2 and T will be forward biased and thus current can flow through this path to load. During negative half cycle, D3 and D4 will be forward biased and current can flow to load through the thyristor T.

Advantage of this circuit as compared with two thyristor ACVC is that there is no isolation issues.


b)





17.

a)


- Buck-boost converter is a voltage step-down step-up converter.
- Output voltage can be less than or greater than the input voltage.



- When switch S is ON, diode D will be reverse biased and it will not conduct.
- Voltage across the inductor, $V_L = V_s$
- Since the voltage across the Inductor is positive, it stores energy and inductor current I_L will increase from a minimum value I_1 to a maximum value I_2 .
- During this time, capacitor discharges and provide the output current.
- Thus, $I_o = -I_c$



- When switch S is turned OFF, inductor current finds a path through the diode D .
- Voltage across the inductor, $V_L = -V_o$
- Since V_L is negative, inductor current I_L decreases from I_2 to I_1 .




b)

Design of Inductor

We have $V_L = L \frac{di_L}{dt}$

During T_{ON} $V_s = L \frac{\Delta i_L}{T_{ON}}$

$$L = V_s \frac{T_{ON}}{\Delta i_L} = V_s \frac{DT}{\Delta i_L} = \frac{DV_s}{f \Delta i_L}$$



Design of Capacitor

For a capacitor, $Q = CV$ or $\Delta Q = C \Delta V$

Charge stored during the time of capacitor charging = area of current vs time curve during charging. $\Delta Q = I_o T_{ON}$

During the charging of capacitor, change in voltage is ΔV_o

Thus, $C \Delta V_o = I_o T_{ON}$

$$C = \frac{I_o T_{ON}}{\Delta V_o} = \frac{I_o DT}{\Delta V_o}$$

$$C = \frac{D I_o}{f \Delta V_o}$$

